ABSTRACT Power consumption and I on /I off ratio of an ultra-thin body and buried oxide fully depleted silicon on insulator CMOS inverter circuit has been calculated at near-threshold voltage operation from TCAD simulations. TCAD outputs (current, voltage, and capacitance) were used as parameters to solve the inverter circuit. Besides, a bias operation point (V OP ) has been proposed, which provides a good trade-off between the I on /I off ratio and the energy consumption. Variations of this operation point, due to the presence of interface traps, have been also analyzed.
I. INTRODUCTION
The exponential increase of the number of transistors packed on chips and the stagnant of supply voltages (V DD ) is leading to a dramatic increase of the power density and energy consumption of the chips [1] . Moreover, Internet of Things (IoT) is changing the way of obtaining information from our environment (remote sensors) or even about ourselves ("wearables" or implantable devices). Devices used with this purpose have two common characteristics; they do not need to show a high performance but the energy consumption must be as low as possible. Therefore, the development of low-power technology is becoming one of the major design challenges [2] .
In order to overcome this bottleneck, two solutions have been mainly reported in literature. On the one hand, ultrathin body and buried oxide (BOX) fully depleted silicon on insulator (UTBB FD-SOI) technology could be a promising candidate to improve the power consumption, by adjusting the threshold voltage (V TH ) by applying body biasing voltage (V BB ) [3] , [4] . On the other hand, devices operating in near-threshold voltage (NTV) improve the energy efficiency (10X or higher) at the cost of performance [5] , [6] . Therefore, the study of energy consumption of logic gates composed by UTBB-FD-SOI devices, operating in NTV, could help to design a new generation of circuits [1] .
Nevertheless, when circuits operate at NTV, not only their performance is reduced, but also their functional failures increase [7] . Variability sources such as random dopant fluctuation (RDF) or trapped charge in the gate or buried oxide can lead to functional failure or timing failure [7] . Therefore, an exhaustive study of energy consumption of circuits and the effects of such variability sources must be considered.
In this paper, the static and dynamic energy consumption of an inverter logic gate based on UTBB-FD-SOI devices operating in NTV are calculated from TCAD data. The TCAD tool used was ATLAS Silvaco [8] . Two structural parameters of the device, i.e., channel thickness (T SI ) and BOX thickness (T BOX ), and one operation parameter (V BB ), were considered to optimize the energy consumption of the inverter gate. These results could be assumed as a reference to be extended to more complex circuits. Finally, the impact of trapped charges in the gate oxide and BOX on energy consumption and operation frequency of the inverter gate was studied.
II. DEVICE SIMULATION
UTBB FD SOI 28 nm devices were considered to study the energy consumption in an inverter circuit from TCAD simulations using ATLAS Silvaco. The structure and doping data of devices were obtained from [3] , [9] , and [10] where different simulations and experimental results are presented 2168-6734 c 2017 IEEE. Translations and content mining are permitted for academic research only.
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for UTBB FD SOI technology. Similar V BB values to those reported in [9] and [11] were considered. Table 1 shows a summary of the dimensions and doping taken into account in this work for a n-type device. By assuming CMOS balanced circuits [4] , [12] , the p-type device was considered to have the same electric behavior (i.e., same currents and capacitances for the same applied voltages) than the n-type transistor and therefore it was not needed to be simulated in TCAD. Fig. 1 shows the 3D simulated structure, the net doping level in the channel and the metallization contacts for n-type device. For the simulations, a non-regular mesh was considered in the structure in order to have a resolution less than 1 nm under the gate in the Y-axis and (1 − 2) nm in the X-axis and Z-axis. Thus, the electric potential can be accurately calculated, to study the impact of one trap on the device performance. Besides, a refined meshing in the channel was done proportional to the gradient of the doping profile.
Once the structure was defined, the models needed to simulate the device were chosen considering the next assumptions. The gate length is in the sub-100 nm regime and the FDSOI design is subjected to non-local effects such as velocity overshoot, diffusion associated with carrier temperature gradients and the dependence of impact ionization rates on carrier energy distributions [13] , [14] . To this respect, the energy balance transport model, which adds the temperature as extra parameter in the transport of carriers, is used over the conventional drift-diffusion model, although the convergence and speed of simulation are slightly lower. Besides, in the ultra-thin channel, significance of quantum confinement of carrier becomes conspicuous, therefore the quantum effects must be taken into account. They are introduced using density gradient quantum correction [15] . Regarding the impact ionization, the Selberherr's model is assumed, because it includes temperature dependent parameters [16] . Finally, Fermi Dirac statistics and Shockley-Real-Hall (SRH) recombination are also considered in all simulations. [17] , [18] , where devices of the same technology are studied. As it can be seen, when the |V BB | increases, I D V G curves show less current through the device modifying the V TH . [19] . Similar correlations of V BB with V TH were reported in [10] .
III. SIMULATION RESULTS
To determine the energy consumption, two power dissipation mechanisms in an CMOS logic gate must be taken into account: the static power consumption (P S ), which is the result of the leakage current through the contacts of the devices in the circuit for the two logical states, and the dynamic power consumption (P D ), which is calculated by considering a capacitive load that is charged and discharged when the logic gate is switching. To evaluate this power 56 VOLUME 6, 2018
consumption, a circuit simulator such as SPICE can be used, considering a compact model to describe the electrical behavior of devices [11] . However, in this work, instead of a compact model, a TCAD simulator is used to evaluate the leakage currents at all contacts and the parasitic capacitances required to calculate the power consumption. The key advantages of using TCAD simulation instead of compact models are that all device parameters can be changed easily, what allows parametric studies, and the parameters introduced in TCAD have a physical meaning. For instance, variability sources such as bias temperature instabilities (BTI) or random telegraph noise (RTN) can be introduced in the simulation, changing the physical parameters (trap parameters) which describe these phenomena [20] . As main drawback, the TCAD simulations consume more computational resources than compact models and therefore complex circuits cannot be easily simulated.
A. STATIC ENERGY CONSUMPTION
The static power consumption is a function of supply voltage (V DD ) and leakage current (I leakage ) flowing through the devices. In this work, the gate current and the drainsource current are considered as main contributions to the leakage current. Other leakage current contributions, such as bulk leakage current, are neglected, because the applied voltages are close to the threshold voltage. Actually, depending mainly on the gate oxide thickness and the applied voltages, the gate leakage current could be also neglected. Fig. 3a shows the I leakage simulated for the n-type device as a function of output voltage of the inverter (V OUT ), for different V DD . These curves were estimated when the output of the logic gate was logic '0', i.e., the nMOS device was ON and pMOS OFF. Notice that pMOS device was considered electrically equivalent to the nMOS and therefore it was not simulated, saving computational time. The pMOS curves were derived from those of the nMOS, taking into account the voltages at device terminals when included in a CMOS inverter, which are shown in Table 2 .
From the circuit analysis, (Fig 3.b) the crossing points of the curves in Fig 3. a represent the circuit solution where the I leakage flowing through both transistors is the same, for V OUT . Note that in the case of evaluating the configuration of a logic "1", the voltages applied to devices would change, being nMOS in the OFF state and pMOS in the ON state. The equation used to calculate the power consumption is;
where I PMOS and I NMOS are the currents flowing through the devices. To calculate the energy consumed per cycle, the power consumption is multiplied by the propagation delay (t p ) of one cycle, which can be calculated from the dynamic analysis in the next described section.
B. DYNAMIC ENERGY CONSUMPTION
CMOS dynamic power consumption is due to the current that flows when the inverter is switching from one logic state to the other. In order to estimate this energy consumption, the t p is evaluated using a lumped load capacitance to ground (C L ). This load capacitance is the sum of all interconnect capacitances (including gate-drain capacitance (C GD ), drainbulk capacitance (C DB ) and fan-out gates (C G ), (see Fig. 4a ) connected to the output of the CMOS circuit [6] . Fig. 4b shows an example of gate parasitic capacitance as a function of gate voltage calculated by TCAD simulator. The other capacitances were also simulated and C L calculated. The fan-out of the logic gate was considered equal to 1.
The equation that allows to calculate the dynamic energy consumption is;
To evaluate the energy consumption, from eq. (1), the propagation delay, t p is estimated by integrating the capacitor discharge/charge current. Equation (3) is a good approximation to calculate t p from TCAD data [21] ;
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to the other. However in real circuits the logic gates are not switching as faster as possible, since their switching depends on the input signals. This is considered by adding an activity factor, whose value in this work is kept constant, to 0.001. Fig . 5 shows the total power consumption and maximum operating frequency (a) and the energy consumption per cycle (including the static and dynamic contributions) (b) as a function of V DD . The considered parameters for those simulations were T SI = 15 nm and T BOX = 15 nm and the V BB was equal to −3/3 V for n/p type. As it can be seen, when V DD is scaled down (from 0.7 V to 0.4 V) the performance is reduced 1.7X, however, the energy consumption is improved 3.2X. This indicates that operating near the threshold voltage (see fig. 2b ) reduces significantly the energy consumption [6] . Similar results have been obtained in circuits for other device technologies in [5] or for the same technology [11] , [22] validating the methodology used in this work.
IV. PARAMETRIC STUDY
|V BB | and device structural parameters (such as T SI and T BOX ) can impact the performance of UTBB FDSOI devices, and consequently, that of the inverter. Then, a detailed parametric study has been carried out, to evaluate the dependence of the energy consumption and I on /I off ratio of the inverter on those magnitudes. 
A. DEVICE OPERATION STUDY (BB)
Firstly, the impact on the energy consumption and I on /I off ratio of the |V BB | applied to the devices in the inverter is analyzed. This current ratio is also included in the study, because in digital applications values around 1000 are required for this ratio (International Roadmap for Devices and Systems (IRDS 2016) [23] ) in order to distinguish the logic states. The simulations were performed in 2D because device properties were assumed to be completely homogeneous in the Z-axis direction. This assumption reduces the computational time (minutes) compared to 3D simulations (hours). Fig. 6a and 6b show the energy consumption and the I on /I off ratio as a function of V DD , respectively, for different V BB ranging (from 0 to −4/4 V in n/p type devices). Structure parameters are kept constant with values T SI = 15 nm and T BOX = 15 nm. As it can be observed, when the |V BB |is increased (negative values in nMOS and positive values in pMOS) the performance and consumption of the circuit improves. In fact, when |V BB | = 0, V DD for minimum energy is less than zero. These results can be explained through TCAD simulations. Higher |V BB | prevents the creation of the inversion layer under the gate. Therefore, the carrier concentration decreases (not shown), what rises the V TH of devices and consequently reduces the current. Regarding the increase of the I on /I off ratio with |V BB | rises, it can be explained because Ion is only slightly reduced but I off is diminished 2 orders of magnitude approximately.
As it can be seen, the V DD that minimizes the energy consumption (yellow points Fig. 6a ) and maximize the I on /I off ratio (yellow points Fig. 6b ) are not coincident. Therefore an operation point that correspond to the best trade-off between 58 VOLUME 6, 2018 the two parameters has been proposed, as I on /I off Energy consumption which is shown in Fig. 6c . Note that this figure of merit has a maximum for a determined V DD (yellow points Fig. 6c ) whose value, V OP , is proposed as an operation point of the inverter. Fig. 6d shows the minimum energy consumption and the maximum I on /I off , as a function of |V BB |. The studied devices show a linear dependence of the minimum energy consumption on |V BB |. It is worth highlighting that this linear dependence is not accurate at the extreme values of |V BB | (0 and 4 V) indicating a possible saturation of the tendency. On the other hand, a logarithmic dependence is found for the maximum I on /I off as a function of |V BB |. This kind of relationships could be useful in order to optimize the |V BB | voltage because they allow to predict the minimum |V BB | required to reach a target parameter.
B. DEVICE STRUCTURE STUDY (T BOX , T SI )
A similar study to that shown in the previous section has been performed, but now, sweeping T BOX between 10 and 25 nm, while the other parameters are kept constant T SI = 15 nm and |V BB | = 3 V. Minimum energy consumption and maximum I on /I off ratio as a function of T BOX is represented in Fig. 7a . Moreover similar dependences of the minimum energy (linear) or maximum I on /I off (logarithmic) on T BOX is observed as for the case of |V BB | Fig. 6d . The results indicate that a thinner BOX improves the electrical characteristics of the devices, reducing the energy consumption and rising the I on /I off ratio Fig. 7a. Fig. 7b represents the ratio I on /I offenergy as a function of V DD showing that the V OP increases when the T BOX decreases, but it is still kept near to the threshold voltage. This dependence can be explained because smaller T BOX leads to a higher influence on the carriers of the channel, increasing the device currents. Finally, the impact of T SI is analyzed in Fig. 8 (T BOX =15 nm and |BB| = 3 V). Minimum energy consumption and maximum I on /I off ratio as a function of T SI are VOLUME 6, 2018 59
represented in Fig. 8a . When T SI is diminished, the energy consumption and I on /I off improve significantly. This improvement in the energy consumption can be explained because the current flowing through the channel is smaller for thinner T SI . On the other hand, the improvement of I on /I off ratio can be explained because the gate exerts more control over the channel. Besides, similar dependences are observed when T SI is changed than when T BOX is varied. Nevertheless, in our structure, in the case of energy consumption, a higher dependence on T BOX than on T SI is observed, whereas the opposite is observed for the case of the I on /I off ratio. These relations indicate that a trade-off between both device parameters could be considered in order to optimize circuits for a particular propose. Fig. 8b shows V OP (yellow points) for the different values of T SI , obtaining similar values than those when T BOX is swept. In order to contextualize our results, the requirements for future technologies, the energy consumption per cycle and I on /I off ratios obtained for each V OP estimated previously (see Fig. 6c, 7b and 8b ) are compared to those given by [23] . To do this, in Fig. 9 the I on /I off ratio as a function of the energy consumption per cycle is represented. In solid black squares, the IRDS projected electrical specifications of logic core devices for each year are shown. The empty symbols represent our best result obtained for each of our studies (|V BB | = 4 V red circle, T BOX = 10 nm green triangle and T SI = 10 nm blue diamond), for the corresponding V OP . Our results show lower energy consumption than projections beyond 2027 for all the studied cases, pointing out that UTBB-FD-SOI operating at NTV, with suitable |V BB |, is an attractive candidate for low power applications. [3] , [11] . However, the I on /I off ratio for |V BB | = 4 V and T BOX = 10 nm are 46 % and 22% smaller than prediction respectively. Only when T SI = 10 nm, the I on /I off ratio is comparable to the projections. This result indicates that T SI parameter can play an important role to optimize this kind of devices. 
C. IMPACT OF OXIDE TRAPPED CHARGE
Until now, simulated devices have not been considered to be affected by any variability source. In this section, the impact of interfacial traps charged with 1e − on the frequency and energy consumption per cycle is analyzed. In particular, as a preliminary analysis, the study is focused on the comparison of these parameters in the pristine device to these devices where one trap is present in the gate oxide-channel (see Fig. 10a and 10b) , in the BOX oxide-channel interface (see Fig. 10c and 10d ) or both traps are simultaneously present. Since the presence of discrete charges in the devices breaks their homogeneity, the simulations were performed in 3D, with W = 100 nm. In the simulations T SI = 15 nm, T BOX = 15 nm and the |V BB | = 3 V were considered. Fig. 10 shows the impact of one trap on the potential contour map in a n-type device, top (a) and sectional (b) view when it is introduced in the interface gate oxide-channel, and top (c) and sectional (d) view of the potential contour when the trap is located in the interface channel-BOX oxide.
The bias applied to gate and drain contact was 0.35 V. As it can be observed, the trap modifies the device potential, hindering the carriers flow in the channel and consequently increasing the V TH [20] .
The change in the electrical behavior of devices because of the introduction of interfacial traps can provoke variations in the performance of logic gates. To show this point, frequency and energy consumption per cycle are analyzed, because large variations of these parameters in logic gates could be critical for design circuit [7] . 60 VOLUME 6, 2018 Fig . 11a shows the frequency variation when charges are present compared to pristine devices. The impact of trap location was studied simulating three different scenarios; trap located at gate (G) interface, BOX interface (B) or both simultaneously (G & B). As it can be seen, traps located at the gate (red) have more impact than traps located at the BOX (blue) interface. Besides, the impact of both traps (simultaneously in the device) almost correspond to the sum of each trap separately, pointing out that the simulated traps, in our case, are independent. Also, the frequency variation depends on V DD , being higher than 10% when V DD is smaller than 0.30 V. Fig. 11b shows the variation of energy consumption per cycle. Note that the variations are negative indicating that introducing traps in the device improves slightly the power consumption, around 4%. The cause of this improvement could be attributed to the reduction of leakage currents through the channel.
V. CONCLUSION
New strategies must be developed in order to reduce the power consumption of devices used in IoT. In this paper, UTBB-FD-SOI devices, which have been demonstrated to be good candidates for low power applications, have been considered operated at NTV for digital applications. The electrical characteristics of the devices have been simulated using Silvaco TCAD tool. The TCAD results were used to calculate the energy consumption and operation frequency of an inverter logic gate. The dependence of these parameters on two structural properties of devices (T BOX and T SI ) and operation conditions (V BB ) has been studied. Our results indicate that higher |BB| and thinner T SI and T BOX improve significantly the energy consumption and I on /I off ratio of the logic gate. However, their impacts are different, and therefore an optimization criterion, which will depend on the application, must be considered. Besides, an operation point (V OP ) has been selected which could be useful on digital applications because it provides a good trade-off between the I on /I off ratio and the energy consumption. These results were compared to IRDS projections pointing out FD-SOI devices with thin T SI and T BOX operating at NTV as a promising technology in low power applications. Finally, the impact of interfacial traps on the frequency and energy consumption of the logic gate was studied obtaining variations in the frequency larger than 10%. Therefore, the variability related to the presence of charges in the gate and BOX oxide interfaces can be critical for the performance of circuits based on these devices operating in NTV.
